Professor, Department of MBA
PH:
Fax:
Web Address:

Education
DegreeYearUniversity


Teaching Experience (0)
Back To Top
Industrial Experience (0)
Back To Top
Field of Specialization
Back To Top
Courses Taught/Teaching
Back To Top
Research Area
Back To Top
Experience
Back To Top
Conference Papers Published (10)
Title of the paper Conference Year Role Vol Number-Page Name

Squaring in Reversible Logic using Zero Garbage and Reduced Ancillary inputs Int. Conf. on VLSI Design 2016 A. Banerjee and D. K. Das -
A New ALU Architecture Design using Reversible Logic Sixth International Symposium on Embedded Computing and System Design (ISED) 2016 A. Banerjee and D. K. Das -
Squarer Design with Reduced Area and Delay VLSI Design and Test Symposium 2015 A. Banerjee and D. K. Das -1-6
Synthesis of Symmetric Boolean Functions Using a Three-Stage Network Proc. of International Symposium on Electronic System Design (ISED) 2014 A. Deb, D. K. Das, and B. B. Bhattacharya -182-186
A Regular Network of Symmetric Functions in Quantum-Dot Cellular Automata Proc. of International Symposium on VLSI Design and Test (VDAT) 2014 A. Deb and D. K. Das -1-6
More  
Back To Top
Journal Papers Published (18)
Title of the paper Journal of publication Year Role Vol Number-Page Name

An iterative structure for synthesizing symmetric functions using quantum-dot cellular automata Microprocessors and Microsystems 2017 Arighna Deb and Debesh K Das 53-157-167
A New Squarer Design with Reduced Area and Delay IET Computers and Digital Techniques 2016 Arindam Banerjee and Debesh K. Das vol. 10 no. 5-205-214
Reversible Synthesis of Symmetric Functions with a Simple Regular Structure and Easy Testability ACM Journal on Emerging Technologies in Computing Systems (JETC) 2016 A. Deb, D. K. Das, H. Rahaman, R. Wille, R. Drechsler, B. B. Bhattacharya vol. 12 (4)-34:1-34:29
The design of reversible signed multiplier using ancient Indian mathematics Journal of Low Power Electronics 2015 Arindam Banerjee and Debesh K. Das vol. 11, no. 4-467-478
One More Class of Sequential Circuits having Combinational Test Generation Complexity Journal of Electronic Testing: Theory and Applications 2015 Debesh K Das and Hideo Fujiwara vol. 31, issue 3-321-327
More  
Back To Top
Books Published (0)
Back To Top
Awards(0)
Back To Top
Ph.D. Thesis Guidance (2)
Name Of The Scholar Title Of The Thesis Co-Superviser Status Year

Debarati Bhunia Chakraborty Debesh Das
Suman Kundu Debesh Kumar Das
Back To Top
M.Phil. Thesis Guidance (0)
Back To Top
MASTER Thesis Guidance (0)
Back To Top
Project Works (0)
Back To Top
Patents (0)
Back To Top
Collaborative Programs (0)
Back To Top
InviteLectures (0)
Back To Top
Membership Of Learned Societies (0)
Back To Top
Orientation/Refresher/QIP CourseAttended/Organized (0)
Back To Top
Seminar/Conference/Workshop (0)
Back To Top
Session chaired (0)
Back To Top
Professional Society Activity (0)
Back To Top
Consultancy work / Testing (0)
Back To Top
Other Notable Activities (0)
Back To Top