Professor, Department of Electronics & Telecommunication Engineering
PH:03324572794
Fax:
Web Address:

Degree	Year	University
Ph.D. 1990 Calcutta University

Electron Devices

1. Semiconductor Nanostructures 2. Nanophotonics

Title of the paper Conference Year Role Vol Number-Page Name Link quality of a RF-assisted relayed FSO system under turbulence, pointing error and fading IEEE 4th International Conference on Computer, Electrical & Communication Engineering (ICCECE), Techno India University, India 2020 B. Bag, A. Das, C. Bose and A. Chandra - Performance and Circuit Analysis of Independent Gate FinFET Computers and Devices for Communication, 2019, Lecture Notes in Networks and Systems 2019 Ankush Chattopadhyay, Chayanika Bose, Chandan K. Sarkar vol 147- Hybrid FSO/RF-FSO systems over generalized Malaga distributed channels with pointing errors IEEE 27th European Signal Processing Conference (EUSIPCO) 2019 B. Bag, A. Das, C. Bose and A. Chandra - A Simulation Based Comparative Study of P3HT: PCBM and OC1C10PPV: PCBM Organic Solar Cells IEEE digital Xplore 2018 - A study of FDSOI based D flip flop for low power applications IEEE Calcutta Conference (CALCON) 2017 S. Roy, S. Mukherjee, C. K. Sarkar and C. Bose -403-406 More

Title of the paper Journal of publication Year Role Vol Number-Page Name Compact analytical modeling of underlap gate stack graded channel junction accumulation mode junctionless FET in subthreshold regime Superlattices and Microstructures 2022 A Chattopadhyay, CK Sarkar, C Bose 162-107110 Analytical Modeling of Sensitivity Parameters Influenced by Practically Feasible Arrangement of Bio-molecules in Dielectric Modulated FET Biosensor Silicon 2022 R Das, A Chattopadhyay, M Chanda, CK Sarkar, C Bose -1-14 Enhanced electrocatalytic oxygen reduction reaction from organic-inorganic heterostructure Int. J. of hydrogen energy 2022 M. Samanta, M. Mukherjee, S. Ghosh, B. Das, C. Bose and K. K. Chattopadhyay 47-6710-6720 Performance analysis of dual material junction accumulation mode tri gate junctionless SOI FET: Modeling and Simulation Silicon 2021 M Goswami, A Chattopadhyay, C Bose -1-12 Analytical modeling of linearity and intermodulation distortion of 3D gate all around junctionless (GAA - JL) FET Superlattices and Microstructures 2021 Ankush Chattopadhyay, Manash Chanda, Chayanika Bose, Chandan K. Sarkar vol. 150- More

Book Title Publisher Name Year Role Performance and Circuit Analysis of Independent Gate FinFET by Ankush Chattopadhyay, Chayanika Bose, Chandan K. Sarkar Computers and Devices for Communication, 2019, Lecture Notes in Networks and Systems 2019 Chapter: Influence of temperature on field emission from finite barrier quantum structures in presence of image force - Foundations and Frontiers in Computer, Communication and Electrical Engineering by S. Biswas Sett and C. Bose CRC Press 2016

Name Of The Scholar Title Of The Thesis Co-Superviser Status Year Shounak Dasgupta Design and Simulation of Optical Signal Processing Blocks using Photonic Crystal. NIL Complete 2014 Subhasree Biswas Sett Influence of external fields on semiconductor nanostructures Ongoing 2013 Susovan Mandal Guiding and processing of optical signal using photonic crystals – An FDTD approach Ongoing 2013 Anirudhha Chandra Performance analysis of diversity combining techniques for digital signals in wireless fading channels. Complete 2011 Malabika Sengupta Some studies on light path management protocols for WDM optical networks. Complete 2010 More

Name Of The Scholar Title Of The Thesis Co-Superviser Year Rakesh Kumar Patnaik Performance opimization of nanowire solar cells: Design and simulation 2014 Abhishek Rai Modelling of a three cavity resonator to realize a photonic crystal based flat-top optical filter 2014 Dyuti Chatterjee TCAD simulation and capacitance-voltage characterization of high-k MOS structures 2014 Santanu Chandra Shooting method in solving quantum structure related problems 2013 Effect of band non-parabolicity on binding energy of excitons in quantum well 2013 More

Project Title Worked As Funding Agency Amount Duration Period Status Study of advanced-gate MOSFETs for analog and RF applications in nanoregime Co-Investigator DST 28.38 4 years 2009 to 2012 Complete Study and Modeling of Sub-Micron bulk and thin film SOI CMOS Devices with and without Halo Implantation Co-Investigator DST 13.5 Lakh 4 years 2005 to 2008 Complete Educational studies to solve DSP problems using MATHEMATICA Principal Investigator University Research Fund 0.3 Lakh 2001 to  Complete Impurity states in semiconductor nanostructures and their effect on optical properties Principal Investigator UPE Phase-I, UGC 2.0 Lakh 4 years 2004 to 2007 Complete Modeling optoelectronic and transport characteristics of semiconductor nanostructures Principal Investigator UPE PhaseII, UGC 6.11 Lakh 4 years 2012 to 2015 Ongoing

Title Life member, IACS Senior Member, IEEE